Group items tagged

In separate keynote addresses in Silicon Valley, two Internet pioneers gave different takes on the future of the network of networks Monday (May 24). Vint Cerf, co-developer of the Net's TCP/IP protocol, shared his thoughts with developers of the smart electric grid, seen as a massive embedded extension to the Internet. Larry Roberts, who helped launch the forerunner of the Internet, explained his ideas for remedying the growing congestion that plagues the Web today. Smart grid developers can learn from the lessons of the Internet, Cerf told attendees at Connectivity Week here. They should follow the model of the Net in creating a layered architecture with plenty of room for flexibility in areas that cannot be anticipated today, he said in a keynote at Connectivity Week.

When the Arduino Duemilanove microcontroller appeared in 2005, it featured a set of female pin headers exposing most of the pins of the ATmega168 for easy hacking and for connecting accessory boards known as 'Shields'. The purpose of a shield is to provide new plug-and-play functionality to the host microcontroller, such as circuit prototyping, motion control, sensor integration, network and radio communication, or gaming interfaces, without worrying too much about the hardware implementation details. Seven years after the birth of the original Arduino, new shields keep coming out and are being cataloged on http://shieldlist.org/, a testament to the versatility of the design. It is also simple to build a DIY shield when nothing out there will meet your needs or when you want to understand how the shield concept works from the ground up.

A shielded transformer is a two-winding transformer, usually delta"star connected and serves the following purposes: Voltage transformation from the distribution voltage to the equipment's utilization voltage. Converting a 3-wire input power to a 4-wire output thereby deriving a separate stable neutral for the power supply wiring going to sensitive equipment. Keeping third and its multiple harmonics away from sensitive equipment by allowing their free circulation in the delta winding. Softening of high-frequency noise from the input side by the natural inductance

In addition to voice connectivity, digital cellular wireless networks such as GSM and its enhancement, GSM-EDGE, can now provide increased data speeds up to a (theoretical) limit of 384ﾠKbps. Third generation mobile networks, such as CDMA2000 and WCDMA or UMTS (Universal Mobile Telecommunications Standards) and TD-SCDMA (China only) are currently being deployed worldwide. These systems offer services such as video streaming, Internet browsing and, by using a technique called High Speed Packet Access (HSPA), they can in theory deliver downlink speeds up to 14,4 Mbps.

Events such as natural disasters, military actions, and public safety threats have led to an increased need for robust robots — especially ones that can travel across complex terrain in any dimension. The ability to scale vertical building surfaces or other structures offers unique capabilities in military applications such as urban reconnaissance, sensor deployment, and setting up urban network nodes. SRI's novel clamping technology, called compliant electroadhesion, has enabled the first application of this technology to wall-climbing robots that can help with these situations.  As the name implies, electroadhesion is an electrically controllable adhesion technology. It involves inducing electrostatic charges on a wall substrate using a power supply connected to compliant pads situated on the moving robot. SRI has demonstrated robust clamping to common building materials including glass, wood, metal, concrete, etc. with clamping pressures in the range of 0.5 to 1.5 N per square cm of clamp (0.8 to 2.3 pounds per square inch). The technology works on conductive and non-conductive substrates, smooth or rough materials, and through dust and debris. Unlike conventional adhesives or dry adhesives, the electroadhesion can be modulated or turned off for mobility or cleaning. The technology uses a very small amount of power (on the order of 20 microwatts/Newton weight held) and shows the ability to repeatably clamp to wall substrates that are heavily covered in dust or other debris.

DMA is used in almost every complex system or subsystems, but it's observed that teams either build the DMA controller from scratch for each project for specific application or take the existing DMAC available from elsewhere. This article discusses the architecture of DMAC that can be used with any kind of Bus, configuration (parallel, serial transfers), can be connected to any kind of ports, most importantly any kind of software assumptions can be implemented in the DMAC very easily.

Scientists have great expectations that nanotechnologies will bring them closer to the goal of creating computer systems that can simulate and emulate the brain's abilities for sensation, perception, action, interaction and cognition while rivaling its low power consumption and compact size. DARPA for instance, the U.S. military's research outfit known for projects that are pushing the envelope on what is technologically possible, has a program called SyNAPSE that is trying to develop electronic neuromorphic machine technology that scales to biological levels. Started in late 2008 and funded with $4.9 million, the goal of the initial phase of the SyNAPSE project is to "develop nanometer scale electronic synaptic components capable of adapting the connection strength between two neurons in a manner analogous to that seen in biological systems, as well as, simulate the utility of these synaptic components in core microcircuits that support the overall system architecture."

Predicting trends is difficult even by the most connected industry experts, but one trend that's easy to spot is the widespread acceptance of multicore SoC. This is happening for a number of reasons. First, it's been years since the workstation first adopted the multicore processor architecture to solve such issues as increasing performance and power concerns. While the adoption rate in workstations is now saturated and is fully supported by General Purpose OSs (GPOS), the embedded world is just now looking at ways to adopt multicore architecture. Second, several SoC vendors have been providing multicore solutions including Cavium, Freescale, MIPS, and ARM; but up until now, these solutions have been limited to networking and used for performance enhancements rather than for low power. The rest of the embedded industry has had limited hardware options available as low-power design is a driving factor. While the ARM 11 MPCore was ahead of its time, the Cortex-A9 MPCore design is ready for primetime and is gaining acceptance in the embedded marketplace. As a result, SoC vendors have adopted the Cortex-A9 MPCore hardware as a basis for their next generation designs. Over a year ago, Texas Instruments pre-announced their next-generation OMAP designs in the OMAP 4 with a dual-core Cortex-A9 MPCore, scheduled for production in the second-half of 2010. ST Microsystems has pre-announced their next generation consumer devices which will be based on the Cortex A9 MPCore.

During the Google IO event, two new great features of the popular Android OS were announced. The most important from a robotics point of view is the Android Open Accessory standard that is Arduino based and enables Android devices to integrate with hardware via usb (or bluetooth in the near future). You can read more in the posts on engadget.com and robots-dreams.com (where the video is from). Also engadget reports on the Android @ Home framework that aspires to interconnect every home appliance, device or gadget to an integrated network. More information and details will be announced soon from Google but already the potential for various robotic applications that could take advantage of these projects looks promising.