printed circuit board design - 0 views
started by Freddy Barefoot on 26 May 12
started by Freddy Barefoot on 26 May 12
Start a New Topic » « Back to the jbivnftmpgjyxmgqzbmo group
started by Freddy Barefoot on 26 May 12
The middle layers applied for routing.
The initially system has a extremely fantastic signal excellent, because signals are sandwiched between two electrical power planes, and as a result, you will have minimal emission.
The 2nd method can make routing simple, given that you will not need a through (vertical interconnect access) for each and every pin, as the pin resides on the similar signalling layer. Additional additional, the internal planes can have a number of islands, to cover all your power desires, lowering the via count even additional. BUT this approach can be extremely difficult, and it
is particularly important NOT TO break energy planes beneath large-speed signal, as this can result into a return path loop, making undesirable emission far more most likely to happen.
Working with more layers generally outcomes into much better high quality of item, but it will make it a lot more expensive to develop, particularly in the prototyping stage. (The big difference in between 2 layers prototype and four-6 layers, can be as higher as few hundred dollars).
The six-layer+ strategy is nearly great. Working with best and bottom layer as power-planes and inner layers for routing can avoid emission, improve resistance to noise and drastically lessen design and style efforts, as there are much more layers to use for routing. Impedance-matching can be done easily, and we will cover this segment for large-speed signals.
4. Arranging layers for Impedance-matching
At this point I presume you dealing with a high-speed program which has SSTL, HSTL, LVDS, RSDS, GTL+, High-Speed TTL and other higher-speed interconnections (USB HS, two.5Gbps PCI-Express, and so on.). These routings need unique concerns. The lines demand impedance-matching. For quite a few newcomers, this can be a questioning expression. The variation involving Impedance and Resistance is great. If you want resistance matching, you can simply use a resistor and be performed with it.
Impedance matching, on the other hand, has got practically nothing to do with resistors. It depends on the Width of the track, the underside power-plane, regardless of whether is it Strip-Line (Surrounded between two electrical power planes) or uStrip (which means has a electrical power plane underneath it, but the other side is free, as in TopLayer or BottomLayer).
To accomplish a certain impedance on a track, you really should very carefully pick these parameters. Use an impedance calculator (search google) to uncover the proper values for width, height above the power-plane, and thickness of the metallic layer, to attain the desired impedance (typically 50 or 75 ohms).
Be advised that a miss-matched impedance connection (specifically on RF, Substantial-Speed USB, SATA or PCI-Express, and memory lines this kind of as SSTL or HSTL), and make the board fail without having any obvious causes. This will force you to go for the next prototype, devoid of ever obtaining what triggered the initially prototype to fail.
five. Energy-planing.
Electrical power-islands are one the most critical variables in a higher-speed digital style. An FPGA or substantial-speed processor board with in-accurate energy-planing can be quite unstable. In early days, you could route power tracks a minor wider than signal-tracks, and treated them like typical connections.